Association Connecting Electronics Industries

3000 Lakeside Drive, Suite 309 S Bannockburn, IL 60015 847-615-7100 **tel** 847-615-7105 **fax** www.**ipc**.org

ISBN #978-1-61193-19

This is a preview. Click here to purchase the full publication.

IPC-6012D 2015 - September

Qualification and Performance Specification for Rigid Printed Boards

Supersedes IPC-6012C April 2010 A standard developed by IPC

Association Connecting Electronics Industries



This is a preview. Click here to purchase the full publication.

The Principles of Standardization

In May 1995 the IPC's Technical Activities Executive Committee (TAEC) adopted Principles of Standardization as a guiding principle of IPC's standardization efforts.

Standards Should:

- Show relationship to Design for Manufacturability (DFM) and Design for the Environment (DFE)
- Minimize time to market
- Contain simple (simplified) language
- Just include spec information
- Focus on end product performance
- Include a feedback system on use and problems for future improvement

Standards Should Not:

- Inhibit innovation
- Increase time-to-market
- Keep people out
- Increase cycle time
- Tell you how to make something
- Contain anything that cannot be defended with data

Notice

IPC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of IPC from manufacturing or selling products not conforming to such Standards and Publication, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than IPC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by IPC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, IPC does not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

IPC Position Statement on Specification Revision Change It is the position of IPC's Technical Activities Executive Committee that the use and implementation of IPC publications is voluntary and is part of a relationship entered into by customer and supplier. When an IPC publication is updated and a new revision is published, it is the opinion of the TAEC that the use of the new revision as part of an existing relationship is not automatic unless required by the contract. The TAEC recommends the use of the latest revision.

Adopted October 6, 1998

Why is there a charge for this document?

Your purchase of this document contributes to the ongoing development of new and updated industry standards and publications. Standards allow manufacturers, customers, and suppliers to understand one another better. Standards allow manufacturers greater efficiencies when they can set up their processes to meet industry standards, allowing them to offer their customers lower costs.

IPC spends hundreds of thousands of dollars annually to support IPC's volunteers in the standards and publications development process. There are many rounds of drafts sent out for review and the committees spend hundreds of hours in review and development. IPC's staff attends and participates in committee activities, typesets and circulates document drafts, and follows all necessary procedures to qualify for ANSI approval.

IPC's membership dues have been kept low to allow as many companies as possible to participate. Therefore, the standards and publications revenue is necessary to complement dues revenue. The price schedule offers a 50% discount to IPC members. If your company buys IPC standards and publications, why not take advantage of this and the many other benefits of IPC membership as well? For more information on membership in IPC, please visit www.ipc.org or call 847/597-2872.

Thank you for your continued support.

©Copyright 2015. IPC, Bannockburn, Illinois, USA. All rights reserved under both international and Pan-American copyright conventions. Any copying, scanning or other reproduction of these materials without the prior written consent of the copyright holder is strictly prohibited and constitutes infringement under the Copyright Law of the United States.



IPC-6012D

Qualification and Performance Specification for Rigid Printed Boards

Developed by the Rigid Printed Board Performance Specifications Task Group (D-33a) of the Rigid Printed Board Committee (D-30) of IPC


Supersedes:

IPC-6012C - April 2010 IPC-6012B with Amendment 1 - July 2007 IPC-6012B - August 2004 IPC-6012A with Amendment 1 - July 2000 IPC-6012A - October 1999 IPC-6012 - July 1996 IPC-RB-276 - March 1992 Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC 3000 Lakeside Drive, Suite 105N Bannockburn, Illinois 60015-1249 Tel 847 615.7100 Fax 847 615.7105

This is a preview. Click here to purchase the full publication.



FOREWORD

This specification is intended to provide information on the detailed performance criteria of rigid printed boards. It supersedes IPC-6012C and was developed as a revision to those documents. The information contained herein is also intended to supplement the generic requirements identified in IPC-6011. When used together, these documents should lead both manufacturer and customer to consistent terms of acceptability.

IPC's documentation strategy is to provide distinct documents that focus on specific aspects of electronic packaging issues. In this regard, document sets are used to provide the total information related to a particular electronic packaging topic. A document set is identified by a four digit number that ends in zero (0) (i.e., IPC-6010).

Included in the set is the generic information, which is contained in the first document of the set. The generic specification is supplemented by one or multiple performance documents, each of which provide a specific focus on one aspect of the topic or the technology selected.

Failure to have all information available prior to building a board may result in a conflict in terms of acceptability.

As technology changes, a performance specification will be updated, or new focus specifications will be added to the document set. The IPC invites input on the effectiveness of the documentation and encourages user response through completion of "Suggestions for Improvement" forms located at the end of each document.

September 2015 IPC-6012D

Acknowledgment

Any document involving a complex technology draws material from a vast number of sources across many continents. While the principal members of the Rigid Printed Board Performance Specifications Task Group (D-33a) of the Rigid Printed Board Committee (D-30) are shown below, it is not possible to include all of those who assisted in the evolution of this standard. To each of them, the members of the IPC extend their gratitude.

Rigid Printed Board Committee	Rigid Printed Board Performance Specifications Task Group	Technical Liaison of the IPC Board of Directors
Chair Vicka Hammill Honeywell Inc. Air Transport Systems	Co-Chair Mark Buechner BAE Systems	Bob Neves Microtek (Changzhou) Laboratories
Vice-Chair Debora L. Obitz Microtek - East	Co-Chair Randy R. Reed TTM Technologies, Inc.	

B

Rigid Printed Board Performance Specifications Task Group				
Dominik R. Alder, Lockheed Martin	Michael Connors, NTS - Chicago	Pie		
Space Systems Company	Robert W. Cooke, NASA Johnson			
Elizabeth A. Allison, NTS - Baltimore	Space Center	Ty		
	Kelly M. Daniluk, NASA Goddard	Vi		
Alisha A. Amar, Lockheed Martin Space Systems Company	Space Flight Center	1		
	Caitlin A. Devaney, Boeing Company	Lo		
Lance A. Auer, Raytheon Missile Systems	William C. Dieffenbacher, BAE Systems Platform Solutions	Ph		
Robert F. Bagsby, Rockwell Collins	Don Dupriest, Lockheed Martin	Ga		
Lisa A. Barnes, NTS - Chicago	Missiles & Fire Control			

John A. Bauer, Rockwell Collins Frederick P. Beltran, L-3 Company Communications

Steve Billiet, TTM Technologies James F. Blanche, NASA Marshall

Space Flight Center

Wendi Boger, Viasystems Group, Inc. Scott A. Bowles, L-3 Fuzing and

Ordnance Systems, Cincinnati Steven A. Bowles, L-3 Fuzing and

Ordnance Systems, Cincinnati

Matthew J. Byrne, BAE Systems Platform Solutions

Ron Carter, PWB Interconnect Solutions USA Inc.

Byron Case, L-3 Communications

Stephen V. Chavez, UTC Aerospace Systems

Denise Chevalier, Amphenol Printed Circuits, Inc.

Michael A. Collier, Teledyne Printed Circuit Technologies

Patricia S. Dupuis, Raytheon

Vincent L. Edmonds, Viasystems Group, Inc.

Robert Farfan, TTM Technologies

Gary M. Ferrari, FTG Circuits

Sandra M. Fortune, Northrop Grumman Corporation

Lionel Fullwood WKK, Distribution Ltd.

Mahendra S. Gandhi, Northrop Grumman Aerospace Systems

Thomas F. Gardeski, Gemini Sciences, LLC

Stephen E. Garrett, Sandia National Labs Albuquerque

Reza Ghaffarian, Jet Propulsion Laboratory

Cynthia A. Gomez, Continental Temic SA de CV

Jose Luis Gonella, INVAP S.E.

Constantino J. Gonzalez, ACME Training & Consulting

ierre-Emmanuel Goutorbe, Airbus Defence & Space

y Gragg, Unicircuit Inc.

icka Hammill, Honeywell Inc. Air Transport Systems

ouis J. Hart, Compunetics Inc.

hilip M. Henault, Raytheon Company

Saston Hidalgo, Samsung Electronics America

Mike Hill, Viasystems Group, Inc.

Lorraine Hook, Streamline Circuits

Frank Huijsmans, PIEK International Education Centre (I.E.C.) BV

Bryan James, Rockwell Collins

Todd E. Jarman, L-3 Communications

Joseph E. Kane, BAE Systems Platform Solutions

Jason Koch, Robisan Laboratory Inc.

Nick S. Koop, TTM Technologies

Kelly Kovalovsky, i3 Electronics

Vijay Kumar, Lockheed Martin Missile & Fire Control

Kevin Kusiak, Lockheed Martin Space Systems Company

Leo P. Lambert, EPTAC Corporation

Robert L. Lazzara, Circuit Connect Inc.

Lynne Leeper, Lockheed Martin Space Systems Company

Jeff Lewis, Holaday Circuits Inc.

IPC-6012D September 2015

- Peter B. Lindhardt, TTM
 Technologies Logan Division
- Dan Loew, Viasystems Group, Inc.
- Jennifer Ly, TTM Technologies
- Clifford R. Maddox, Boeing Company
- Brian D. Madsen, Continental Automotive Systems
- Chris Mahanna, Robisan Laboratory Inc.
- Jefferson Mao, Tripod (WuXi) Electronics Co. Ltd.
- Israel Martinez, Montano, Continental Automotive Nogales S.A. de C.V.
- Garry McGuire, NASA Marshall Space Flight Center
- Tim McKliget, Holaday Circuits Inc.
- James J. McNeal, Electro Plate Circuitry, Inc.
- Matthew T. McQueen, NSWC Crane
- Peter B. Menuez, L-3 Communications - Cincinnati Electronics
- Renee J. Michalkiewicz, NTS -Baltimore
- Michael P. Miller, NSWC Crane
- James J. Monarchio, TTM Technologies, Inc.
- Ricardo N. Moncaglieri, INVAP S.E. Alton Moore, Raytheon Company

- Stephanie Moran, Oracle America, Inc.
- Gary E. Morgan Ball, Aerospace & Technologies Corp.
- Kathleen A. Nargi-Toth, NCAB Group USA, Inc.
- Peter A. Navarro, BAE Systems Inc.
- Robert Neves, Microtek (Changzhou) Laboratories
- Yan Ning, University of Maryland
- Steven M. Nolan, Lockheed Martin Mission Systems & Training
- Robert P. Noland, Daktronics Inc.
- Debora L. Obitz, Microtek East
- Gerard O'Brien, Solderability Testing & Solutions, Inc.
- Jack C. Olson, Caterpillar Inc.
- William A. Ortloff, Raytheon Company
- Gerry Partida, Marcel Electronics International
- Helena Pasquito, EPTAC Corporation
- Stephen Pierce, SGP Ventures, Inc.
- John A. Potenza, Lockheed Martin Mission Systems & Training
- Jose A. Rios, i3 Electronics
- Karl A. Sauter, Oracle America, Inc.
- Joseph Schmidt, Raytheon Missile Systems

- Jose M. Servin Olivares, Continental Temic SA de CV
- Gilbert Shelby, Raytheon Systems Company
- Russell S. Shepherd, Microtek Laboratories Anaheim
- Rajwant Sidhu, Viasystems North America, Inc.
- Richard C. Snogren, Bristlecone LLC
- David Sommervold, The Bergquist Company, Prescott
- Marshall H. Stolstrom, TTM Technologies, Inc.
- Kunio Takahara, JPCA-Japan Electronics Packaging and Circuits Association
- Larry Tate NASA, Marshall Space Flight Center
- Dung (Young) Q. Tiet, Lockheed Martin Space Systems Company
- Bradley E. Toone, L-3 Communications
- Crystal E. Vanderpan, UL LLC
- Juan F. Vasquez, Viasystems Group, Inc.
- Sharon T. Ventress, U.S. Army Aviation & Missile Command
- Clark F. Webster, ALL Flex LLC
- Nicholas Werth, Lockheed Martin Space Systems Company

September 2015 IPC-6012D

Table of Contents

1 SC	OPE	1	3.2.12	Heatsink Planes, External	12
1.1	Statement of Scope	1	3.2.13	Via Protection	12
1.2	Purpose	1	3.2.14	Embedded Passive Materials	12
1.2.1	Supporting Documentation	1	3.3	Visual Examination	12
1.3	Performance Classification and Type	1	3.3.1	Edges	13
1.3.1	Classification	1	3.3.2	Laminate Imperfections	13
1.3.2	Printed Board Type	1	3.3.3	Plating and Coating Voids in the Hole	14
1.3.3	Selection for Procurement	1	3.3.4	Lifted Lands	14
1.3.4	Material, Plating Process and Final Finish	3	3.3.5	Marking	14
1.4	Terms and Definitions	4	3.3.6	Solderability	15
1.4.1	High Density Interconnects (HDI)	4	3.3.7	Plating Adhesion	15
1.4.2	Microvia	4	3.3.8	Edge Printed Board Contact, Junction of	
1.5	Interpretation	4		Gold Plate to Solder Finish	
1.6	Presentation	4	3.3.9	Workmanship	
1.7	Revision Level Changes	4	3.4	Printed Board Dimensional Requirements	15
2 AF	PPLICABLE DOCUMENTS		3.4.1	Hole Size, Hole Pattern Accuracy and Pattern Feature Accuracy	16
2.1	IPC	5	3.4.2	Annular Ring and Breakout (External)	16
2.2	Joint Industry Standards	6	3.4.3	Bow and Twist	18
2.3	Federal	7	3.5	Conductor Definition	18
2.4	Other Publications	7	3.5.1	Conductor Width and Thickness	18
2.4.1	American Society for Testing and Materials	7	3.5.2	Conductor Spacing	18
2.4.2	Underwriters Lab	7	3.5.3	Conductor Imperfections	18
2.4.3	National Electrical Manufacturers		3.5.4	Conductive Surfaces	19
	Association		3.6	Structural Integrity	21
2.4.4	American Society for Quality		3.6.1	Thermal Stress Testing	21
2.4.52.4.6	AMS American Society of Mechanical Engineers		3.6.2	Requirements for Microsectioned Coupons or Printed Boards	22
0 DF	QUIREMENTS		3.7	Solder Mask Requirements	
_			3.7.1	Solder Mask Coverage	
3.1	General		3.7.2	Solder Mask Cure and Adhesion	
3.2	Materials		3.7.3	Solder Mask Thickness	
3.2.1	Laminates and Bonding Material		3.8	Electrical Requirements	
3.2.2	External Bonding Materials		3.8.1	Dielectric Withstanding Voltage	
3.2.3	Other Dielectric Materials		3.8.2	Electrical Continuity and Isolation	
3.2.4	Metal Foils			Resistance	35
3.2.5	Metal Planes/Cores	8	3.8.3	Circuit/PTH Shorts to Metal Substrate	35
3.2.6	Base Metallic Plating Depositions and Conductive Coatings	0	3.8.4	Moisture and Insulation Resistance (MIR)	35
2 2 7	C	0	3.9	Cleanliness	36
3.2.7	Final Finish Depositions and Coatings – Metallic and Non-Metallic	9	3.9.1	Cleanliness Prior to Solder Mask Application	36
3.2.8	Polymer Coating (Solder Mask)	10	3.9.2	Cleanliness After Solder Mask, Solder, or	50
3.2.9	Fusing Fluids and Fluxes	10	3.7.4	Alternative Surface Coating Application	36
3.2.10 3.2.11	Marking Inks Hole Fill Insulation Material		3.9.3	Cleanliness of Inner Layers After Oxide Treatment Prior to Lamination	
					_

3.10	Special Requirements		Figure 3-8	Plated Hole Microsection (Grinding/ Polishing) Tolerance	22
3.10.1	Outgassing		Figure 3-9	An Example of Plating to Target Land	
3.10.2	Fungus Resistance		gae e e	Separation	22
3.10.3	Vibration		Figure 3-10	Crack Definition	24
3.10.4	Mechanical Shock		Figure 3-11	Separations at External Foil	24
3.10.5	Impedance Testing	37	Figure 3-12	Plating Folds/Inclusions - Minimum	
3.10.6	Coefficient of Thermal Expansion (CTE)	37		Measurement Points	24
3.10.7	Thermal Shock	37	Figure 3-13	Microsection Evaluation Laminate Attributes	25
3.10.8	Surface Insulation Resistance (As Received)	37	Figure 3-14	Measurement for Etchback	
3.10.9	Metal Core (Horizontal Microsection)		Figure 3-15	Measurement for Dielectric Removal	26
	Rework Simulation		Figure 3-16	Measurement for Negative Etchback	26
		37	Figure 3-17	Annular Ring Measurement (Internal)	27
3.10.11	Bond Strength, Unsupported Component Hole Land	37	Figure 3-18	Microsection Rotations for Breakout Detection	. 27
3.10.12	Destructive Physical Analysis	37	Figure 3-19	Comparison of Microsection Rotations	
3.10.13	Peel Strength Requirements (For Foil	27	Figure 3-20	Example of Non-Conforming Dielectric	,
3.11	Laminated Construction Only)		3	Spacing Reduction Due to Breakout at Microvia Target Land	28
3.11.1	Circuit Repairs		Figure 3-21	Surface Copper Wrap Measurement for	0
3.12	Rework			Filled Holes	28
	IALITY ASSURANCE PROVISIONS		Figure 3-22	Surface Copper Wrap Measurement for Non-Filled Holes	28
4.1	General		Figure 3-23	Wrap Copper in Type 4 Printed Board (Acceptable)	. 29
4.1.1	Qualification		Figure 3-24	Wrap Copper Removed by Excessive	
4.1.2	Sample Test Coupons		Ü	Sanding/Planarization/Etching	
4.2	Acceptance Tests	38	E' 0.05	(Not Acceptable)	
4.2.1	C=0 Zero Acceptance Number	20	Figure 3-25	Copper Cap Thickness	
4.2.2	Sampling Plan		Figure 3-26	Copper Cap Filled Via Height (Bump)	
	Referee Tests		Figure 3-27	Copper Cap Depression (Dimple)	
4.3	Quality Conformance Testing		Figure 3-28	Copper Cap Plating Voids	. 30
4.3.1	Coupon Selection		Figure 3-29	Example of Acceptable Voiding in a Cap Plated, Copper Filled Microvia	31
	OTES		Figure 3-30	Example of Acceptable Voiding in a	
5.1	Ordering Data			Copper Filled Microvia without Cap	0.1
5.2	Superseded Specifications	44	Eiguro 2 21	Plating Example of Nonconforming Void in a	JI
APPEN	DIX A	45	Figure 3-31	Cap Plated, Copper Filled Microvia	31
	Figures		Figure 3-32	Example of Nonconforming Void in a Copper Filled Microvia	31
Figure 1	-1 Microvia Definition	4	Figure 3-33	Microvia Contact Dimension	
Figure 3	-1 Annular Ring Measurement (External)	17	Figure 3-34	Exclusion of Separations in Microvia	
Figure 3	-2 Breakout of 90° and 180°	18	Ü	Target Land Contact Dimension	32
Figure 3	-3 External Conductor Width Reduction	18	Figure 3-35	Penetration of Microvia Target Land	32
Figure 3		10	Figure 3-36	Metal Core to PTH Spacing	33
Figure 3	in a Microvia5 Rectangular Surface Mount Lands		Figure 3-37	Measurement of Minimum Dielectric	
Figure 3	_			Spacing	. 33
Figure 3			Figure 3-38	Fill Material in Blind/Through Vias When Cap Plating Not Specified	34

September 2015 IPC-6012D

Tables

Table 1-1	Technology Adders	2
Table 1-2	Default Requirements	3
Table 3-1	Metal Planes/Cores	8
Table 3-2	Maximum Limits of SnPb Solder Bath Contaminant	9
Table 3-3	Final Finish and Coating Requirements	11
Table 3-4	Surface and Hole Copper Plating Minimum Requirements for Buried Vias > 2 Layers, Through-Holes, and Blind Vias	. 12
Table 3-5	Surface and Hole Copper Plating Minimum Requirements for Microvias (Blind and Buried)	. 12
Table 3-6	Surface and Hole Copper Plating Minimum Requirements for Buried Cores (2 layers)	. 12
Table 3-7	Plating and Coating Voids in the Hole	. 14
Table 3-8	Edge Printed Board Contact Gap	. 15
Table 3-9	Minimum Annular Ring	. 17
Table 3-10	Plated Hole Integrity After Stress	. 23
Table 3-11	Cap Plating Requirements for Filled Holes	. 30
Table 3-12	Microvia Contact Dimension	. 31
Table 3-13	Internal Layer Foil Thickness after Processing	. 32
Table 3-14	External Conductor Thickness after Plating	. 33
Table 3-15	Solder Mask Adhesion	. 35
Table 3-16	Dielectric Withstanding Voltages	. 35
Table 3-17	Insulation Resistance	. 36
Table 4-1	Qualification Test Coupons	. 39
Table 4-2	C=0 Sampling Plan per Lot Size	. 40
Table 4-3	Acceptance Testing and Frequency	. 40
Table 4-4	Quality Conformance Testing	. 44