# **IPC-6012E** 2020 - March

# Qualification and Performance Specification for Rigid Printed Boards

Supersedes IPC-6012D September 2015

An international standard developed by IPC

Association Connecting Electronics Industries



This is a preview. Click here to purchase the full publication.

### The Principles of Standardization

In May 1995 the IPC's Technical Activities Executive Committee (TAEC) adopted Principles of Standardization as a guiding principle of IPC's standardization efforts.

### **Standards Should:**

- Show relationship to Design for Manufacturability (DFM) and Design for the Environment (DFE)
- Minimize time to market
- Contain simple (simplified) language
- Just include spec information
- Focus on end product performance
- Include a feedback system on use and problems for future improvement

### **Standards Should Not:**

- Inhibit innovation
- Increase time-to-market
- Keep people out
- Increase cycle time
- Tell you how to make something
- Contain anything that cannot be defended with data

### **Notice**

IPC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of IPC from manufacturing or selling products not conforming to such Standards and Publication, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than IPC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by IPC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, IPC does not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

IPC Position Statement on Specification Revision Change It is the position of IPC's Technical Activities Executive Committee that the use and implementation of IPC publications is voluntary and is part of a relationship entered into by customer and supplier. When an IPC publication is updated and a new revision is published, it is the opinion of the TAEC that the use of the new revision as part of an existing relationship is not automatic unless required by the contract. The TAEC recommends the use of the latest revision.

Adopted October 6, 1998

Why is there a charge for this document?

Your purchase of this document contributes to the ongoing development of new and updated industry standards and publications. Standards allow manufacturers, customers, and suppliers to understand one another better. Standards allow manufacturers greater efficiencies when they can set up their processes to meet industry standards, allowing them to offer their customers lower costs.

IPC spends hundreds of thousands of dollars annually to support IPC's volunteers in the standards and publications development process. There are many rounds of drafts sent out for review and the committees spend hundreds of hours in review and development. IPC's staff attends and participates in committee activities, typesets and circulates document drafts, and follows all necessary procedures to qualify for ANSI approval.

IPC's membership dues have been kept low to allow as many companies as possible to participate. Therefore, the standards and publications revenue is necessary to complement dues revenue. The price schedule offers a 50% discount to IPC members. If your company buys IPC standards and publications, why not take advantage of this and the many other benefits of IPC membership as well? For more information on membership in IPC, please visit www.ipc.org or call 847/597-2809.

Thank you for your continued support.

©Copyright 2020. IPC International, Bannockburn, Illinois, USA. All rights reserved under both international and Pan-American copyright conventions. Any copying, scanning or other reproduction of these materials without the prior written consent of the copyright holder is strictly prohibited and constitutes infringement under the Copyright Law of the United States.



### **IPC-6012E**

# Qualification and Performance Specification for Rigid Printed Boards

Developed by the Rigid Printed Board Performance Specifications Task Group (D-33a) of the Rigid Printed Board Committee (D-30) of IPC

### Supersedes:


IPC-6012D - September 2015
IPC-6012C - April 2010
IPC-6012B with
 Amendment 1 - July 2007
IPC-6012B - August 2004
IPC-6012A with
 Amendment 1 - July 2000
IPC-6012A - October 1999
IPC-6012 - July 1996
IPC-RB-276 - March 1992

Users of this publication are encouraged to participate in the development of future revisions.

### Contact:

IPC 3000 Lakeside Drive, Suite 105N Bannockburn, Illinois 60015-1249 Tel 847 615.7100 Fax 847 615.7105

This is a preview. Click here to purchase the full publication.



### **FOREWORD**

This specification is intended to provide information on the detailed performance criteria of rigid printed boards. It supersedes IPC-6012B and was developed as a revision to those documents. The information contained herein is also intended to supplement the generic requirements identified in IPC-6011. When used together, these documents should lead both manufacturer and customer to consistent terms of acceptability.

IPC's documentation strategy is to provide distinct documents that focus on specific aspects of electronic packaging issues. In this regard, document sets are used to provide the total information related to a particular electronic packaging topic. A document set is identified by a four digit number that ends in zero (0) (i.e., IPC-6010).

Included in the set is the generic information, which is contained in the first document of the set. The generic specification is supplemented by one or multiple performance documents, each of which provide a specific focus on one aspect of the topic or the technology selected.

Failure to have all information available prior to building a board may result in a conflict in terms of acceptability.

As technology changes, a performance specification will be updated, or new focus specifications will be added to the document set. The IPC invites input on the effectiveness of the documentation and encourages user response through completion of "Suggestions for Improvement" forms located at the end of each document.

March 2020 IPC-6012E

### **Acknowledgment**

Any document involving a complex technology draws material from a vast number of sources across many continents. While the principal members of the Rigid Printed Board Performance Specifications Task Group (D-33a) of the Rigid Printed Board Committee (D-30) are shown below, it is not possible to include all of those who assisted in the evolution of this standard. To each of them, the members of the IPC extend their gratitude.

Rigid Printed Board Committee	Rigid Printed Board Performance Specifications Task Group	Technical Liaison of the IPC Board of Directors
Chair	Co-Chairs	
Cliff Maddox	Mark Buechner	Bob Neves
Boeing Company	BAE Systems	Microtek (Changzhou) Laboratories
	Randy Reed	
	R. Reed Consultancy LLC	

**Rigid Printed Board Performance Specifications Task Group** Elizabeth A. Allison, NTS -Jiong (Crystal) Dai, Shennan Circuits Hardeep S. Heer, FTG Circuits Baltimore Co. Ltd. Philip M. Henault, Raytheon David Anderson, Raytheon Company Cesar De Luna, NTS - Anaheim Allen Holl, TTM Technologies Norman Armendariz, Raytheon Radu C. Dinica, TTM Technologies Company Don Dupriest, Lockheed Martin Lance A. Auer, Conductor Analysis Missiles & Fire Control Technologies, Inc. Julie Ellis, TTM Technologies Joseph E. Kane, BAE Systems Jimmy Baccam, Lockheed Martin Judi Emerson, Flex-N-Gate Missiles & Fire Control Gary F. Erickson, Sanmina Chris R. Ballou, TTM Technologies Corporation Allen Keeney, Johns Hopkins Richard K. Etchells, Electronic University Tiberiu Baranyi, Flextronics Romania **Technology Resource Partners** Stephan Dennis Evans, L3Harris Automotive John A. Bauer, Collins Aerospace Communications Suriyakan Vongtragool, Kleitz James Frederick Blanche, NASA Robert Farfan, TTM Technologies Schlumberger Well Services Marshall Space Flight Center Gary M. Ferrari, FTG Circuits William Bowerman, MacDermid Chris Fitzgerald, Nasa Goddard Ernest J. Kreiner, L3Harris **Enthone Electronics Solutions** Space Flight Center Scott A. Bowles, Lockheed Martin Eric Foote, GE Aviation Corporation William Fox, Lockheed Martin Corporation Steven A. Bowles, DuPont SVTC Missile & Fire Control Meredith LaBeau, Calumet Alex Chandy, Advanced Circuits -Bryan Gahan, Electrotek Corp. Electronics Corp.

Chandler Division Mahendra S. Gandhi, Northrop Denise Charest, Amphenol Printed

Grumman Aerospace Systems Circuits, Inc. Gonzalo J Garcia Leypon, Cirexx Patrice Chetanneau, Sagem International, Inc.

Thomas Joe Clark, Lockheed Martin Pierre-Emmanuel Goutorbe, Airbus Missiles & Fire Control Defence & Space

Carl Colangelo, Dow Electronic Materials

Michael A. Collier, Teledyne Leeman Labs

Robert W. Cooke NASA, Marshall Space Flight Center

Ty Gragg, Unicircuit Inc. William H. Graver, NTS - Baltimore Chad Gustafson, TTM Technologies Vicka Hammill, Honeywell Inc. Air Transport Systems

Joe Hughes, Hughes Circuits, Inc. Frank Huijsmans, PIEK International Education Centre (I.E.C.) BV Don Kaufman, Cirexx International, Warren S. Kenzie, MacDermid Alpha Kelly Kovalovsky, BAE Systems Nick S. Koop, TE Connectivity Kevin Kusiak, Lockheed Martin Jeremy Lakoskey, Honeywell International Leo P. Lambert, EPTAC Corporation Christina Landon, NSWC Crane Minsu Lee, Korea Printed Circuit Association David Lee, BMK Professional

Electronics Gmb

Peggy LeGrand, TTM Technologies

Jeff Lewis, Holaday Circuits Inc.

IPC-6012E March 2020

- Peter B. Lindhardt TTM
  Technologies Logan Division
- Jennifer Ly, BAE Systems
- Clifford R. Maddox, Boeing Company
- Chris Mahanna, Robisan Laboratory Inc.
- Jefferson Mao, Schweizer Electronic (Jiangsu) Co.,Ltd.
- John B. Marke, UL LLC
- Rene R. Martinez, Northrop Grumman Aerospace Systems
- Daniel McCormick, NSWC Crane
- Tim McKliget, Holaday Circuits Inc.
- Matthew T. McQueen, NSWC Crane
- Melissa Meagher, Raytheon Missile Systems
- Peter B. Menuez, L3Harris Technologies, Inc.
- Michael P. Miller, NSWC Crane
- Timothy Minko, BAE Systems
- James J. Monarchio, TTM Technologies
- Steven Murray, Northrop Grumman Corporation
- Thi V. Nguyen, Lockheed Martin Missile & Fire Control

- Jamie Noland, Blackfox Training Institute
- Gerard A. O'Brien, Solderability Testing & Solutions, Inc.
- William A. Ortloff, Raytheon Company
- Gianluca Parodi, IIS Progress SRL
- Gerry Partida, Summit Interconnect -Anaheim
- Helena Pasquito, EPTAC Corporation
- Yogen M. Patel, Candor Industries Inc.
- Trevor Patterson, Hughes Circuits, Inc.
- Stephen Pierce, SGP Ventures, Inc.
- John A. Potenza, Lockheed Martin Mission Systems & Training
- Alan Preston, TTM Technologies
- Owen Reid, Lockheed Martin Missiles & Fire Control
- Yaoru Ren, Shengyi Electronics Co. Ltd.
- Curtis R. Ricotta, Lockheed Martin Space Systems Company
- Jose A. Rios, Raytheon
- Nef Rios, Summit Interconnect Anaheim
- Thomas Romont, IFTEC

- Steven D. Roy, Roy Design and Manufacturing Service
- Karl A. Sauter, Oracle America, Inc.
- Joseph C. Schmidt, Raytheon Missile Systems
- Mark William Scrimes, Raytheon Company
- Gilbert Shelby, Raytheon Systems Company
- Russell S. Shepherd, NTS Anaheim
- Hans L. Shin, Pacific Testing Laboratories, Inc.
- Patrick Smith, Cirexx International, Inc.
- David Sommervold, Henkel US Operations Corp.
- Bhanu Sood, NASA Goddard Space Flight Center
- Brian Stevens, Collins Aerospace
- Marshall Hamilton Stolstrom, TTM Technologies, Inc.
- Bradley E. Toone, L3Harris Communications
- Crystal E. Vanderpan, UL LLC
- Jennet Volden, Collins Aerospace
- Debbie Wade, Advanced Rework Technology-A.R.T

## **Table of Contents**

1 S	COPE	1	3.2.8	Polymer Coating (Solder Mask)	13
1.1	Statement of Scope	1	3.2.9	Fusing Fluids and Fluxes	13
1.2	Purpose	1	3.2.10	Marking Inks	13
1.2.1	Supporting Documentation	1	3.2.11	Hole Fill Insulation Material	13
1.3	Performance Classification and Type	1	3.2.12	Heatsink Planes, External	13
1.3.1	Classification	1	3.2.13	Via Protection	14
1.3.2	Printed Board Type	1	3.2.14	Embedded Passive Materials	14
1.3.3	Selection for Procurement	1	3.3	Visual Examination	14
1.3.4	Material, Plating Process and Surface Finish .	3	3.3.1	Edges	14
1.4	Terms and Definitions	4	3.3.2	Laminate Imperfections	14
1.4.1	Back-Drilling	4	3.3.3	Plating and Coating Voids in the Hole	15
1.4.2	Stub (Plated Hole)	4	3.3.4	Lifted Lands	15
1.4.3	High Density Interconnects (HDI)	4	3.3.5	Marking	15
1.4.4	Microvia	5	3.3.6	Solderability	16
1.4.5	Design Data	5	3.3.7	Plating Adhesion	16
1.5 1.6	Interpretation		3.3.8	Edge Printed Board Contact, Junction of Gold Plate to Solder Finish	16
1.7	Design Data Protection		3.3.9	Back-Drilled Holes	17
1.8	Revision Level Changes		3.3.10	Workmanship	17
	-		3.4	Printed Board Dimensional Requirements	17
2 A 2.1	PPLICABLE DOCUMENTS IPC		3.4.1	Hole Size, Hole Pattern Accuracy and Pattern Feature Accuracy	17
2.2	Joint Industry Standards	8	3.4.2	Annular Ring and Breakout (External)	
2.3	Federal	8	3.4.3	Bow and Twist	
2.4	Other Publications	8	3.5	Conductor Definition	
2.4.1	American Society for Testing and Materials	8	3.5.1	Conductor Width and Thickness	
2.4.2	Underwriters Lab	8	3.5.2	Conductor Spacing	
2.4.3	National Electrical Manufacturers	0	3.5.3	Conductor Imperfections	
2 4 4	Association		3.5.4	Conductive Surfaces	
2.4.4	American Society for Quality		3.6	Structural Integrity	
2.4.5	AMS		3.6.1	Thermal Stress Testing	
2.4.6	American Society of Mechanical Engineers	8	3.6.2	Requirements for Microsectioned	
3 R	EQUIREMENTS	9		Coupons or Printed Boards	24
3.1	General	9	3.7	Solder Mask Requirements	39
3.2	Materials	9	3.7.1	Solder Mask Coverage	39
3.2.1	Laminates and Bonding Material	9	3.7.2	Solder Mask Cure and Adhesion	39
3.2.2	External Bonding Materials	9	3.7.3	Solder Mask Thickness	40
3.2.3	Other Dielectric Materials	9	3.8	Electrical Requirements	40
3.2.4	Metal Foils	9	3.8.1	Dielectric Withstanding Voltage	40
3.2.5	Metal Planes/Cores	9	3.8.2	Electrical Continuity and Isolation	
3.2.6	Base Metallic Plating Depositions and			Resistance	40
3.2.7	Conductive Coatings	9	3.8.3	Circuit/Plated Hole Shorts to Metal Substrate	40
J.4.1	Metallic and Non-Metallic	. 10	3.8.4	Moisture and Insulation Resistance (MIR)	

3.9	Cleanliness	41		Figures	
3.9.1	Cleanliness Prior to Solder Mask Application	41	Figure 1-1	Example of a Back-Drilled Hole (Not To Scale)	4
3.9.2	Cleanliness After Solder Mask, Solder, or		Figure 1-2	Example of a Shallow Back-Drill	4
	Alternative Surface Coating Application	41	Figure 1-3	Microvia Definition	5
3.9.3	Cleanliness of Inner Layers After Oxide		Figure 3-1	Annular Ring Measurement (External) 1	
	Treatment Prior to Lamination	41	Figure 3-2	Breakout of 90° and 180° 1	
3.10	Special Requirements	41	Figure 3-3	External Conductor Width Reduction 1	9
3.10.1	Outgassing	41	Figure 3-4	Example of Intermediate Target Land in a Microvia 1	a
3.10.2	Fungus Resistance	41	Figure 3-5	Rectangular Surface Mount Lands	
3.10.3	Vibration	41	Figure 3-6	Round Surface Mount Lands 2	
3.10.4	Mechanical Shock	41	Figure 3-7	Printed Board Edge Connector Lands 2	
3.10.5	Impedance Testing	41	Figure 3-8	Plated Hole Microsection (Grinding/	
3.10.6	Coefficient of Thermal Expansion (CTE)	42	Fig 0. 0	Polishing) Tolerance	3
3.10.7	Thermal Shock	42	Figure 3-9	An Example of Plating to Target Land Separation	3
3.10.8	Surface Insulation Resistance	10	Figure 3-10	Copper Crack Definition 2	6
	(As Received)		Figure 3-11	Separations at External Foil2	6
3.10.9	Metal Core (Horizontal Microsection)		Figure 3-12	Plating Folds/Inclusions – Minimum Measurement Points	6
		42	Figure 3-13	Microsection Evaluation Laminate	•
3.10.11	Bond Strength, Unsupported Component Hole Land	42	r iguio o ro	Attributes	7
3.10.12	Destructive Physical Analysis		Figure 3-14	Measurement for Etchback2	7
	Peel Strength Requirements (For Foil		Figure 3-15	Measurement for Dielectric Removal 2	8
5.10.15	Laminated Construction Only)	42	Figure 3-16	Measurement for Negative Etchback 2	8
3.10.14	Design Data Protection	42	Figure 3-17	Annular Ring Measurement (Internal) 2	9
	Performance Based Testing for Microvia		Figure 3-18	Microsection Rotations for Breakout Detection	9
	Structures – Structural Integrity During Thermal Stress	43	Figure 3-19	Comparison of Microsection Rotations 2	9
3.11	Repair		Figure 3-20	Example of Non-Conforming Dielectric	
3.11.1	Circuit Repairs			Spacing Reduction Due to Breakout at Microvia Target Land	0
3.12	Rework		Figure 3-21	Surface Copper Wrap Measurement for Filled Holes (Over Foil)	
4 QU	ALITY ASSURANCE PROVISIONS	43	Figure 3-22	Surface Copper Wrap Measurement for	
4.1	General	43		Filled Holes (Over Laminate) 3	1
4.1.1	Qualification	43	Figure 3-23	Surface Copper Wrap Measurement for Non-Filled Holes	1
4.1.2	Sample Test Coupons	43	Figure 3-24	Wrap Copper (Acceptable)	
4.2	Acceptance Tests	44	Figure 3-25	Wrap Copper Removed by Excessive	
4.2.1	C=0 Zero Acceptance Number Sampling	4.4		Processing, e.g., Sanding/Planarization/ Etching (Not Acceptable)	2
4 2 2	Plan		Figure 3-26	Copper Cap Thickness 3	3
4.2.2	Referee Tests		Figure 3-27	Copper Cap Filled Via Height (Bump) 3	3
4.3	Quality Conformance Testing	44	Figure 3-28	Copper Cap Depression (Dimple) 3	3
4.3.1	Coupon Selection	45	Figure 3-29	Copper Cap Plating Voids 3	3
5 NO	TES	50	Figure 3-30	Nonconforming Via Fill Between Copper Cap Plating Layers	3
5.1	Ordering Data	50	Figure 3-31	Acceptable Via Fill Between Copper Cap	_
5.2	Superseded Specifications	50	Ü	Plating Layers 3	3
APPENI	DIX A	51	Figure 3-32	Example of Acceptable Voiding in a Cap Plated, Copper Filled Via	4